

# JAMES GARLAND B.Eng. (Hons.), M.Sc. PhD.

Moonstone House, Raheen, Tullow, County Carlow. R93 D952. Ireland.

Home: +353 (0) 59 916 1746

Mobile: +353 (0) 86 173 7766

Email: james@jppgarland.com

## Profile

PhD and researcher in Machine Learning in embedded systems. Eleven years of lecturer and supervisor in undergrad and postgrad Electronics. Three years of External Examiner experience. Twenty-one years of industrial experience in design engineering with digital SoC/IP ASIC, FPGA and PCB design, test, training, project management, team lead and customer support experience in various industries.

## Publications

- *Garland, James Philip, Arbitrary Precision and Low Complexity Micro-Architectural Arithmetic Optimisations of Machine Learning Algorithms for Compute Bound and High-Performance Systems, Trinity College Dublin. School of Computer Science & Statistics, 2021.*
- *'Low-precision Logarithmic Number Systems: Beyond Base-2' - ACM Transactions on Architecture and Code Optimization, 2021. DOI: 10.1145/3461699.*
- *Many-Core Computing: Hardware and software; 'Chapter 6 Hardware and Software Performance in Deep Learning' - The Institution of Engineering and Technology, 2019; ISBN: 978-1-78561-582-5.*
- *'Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing' - ACM Transactions on Architecture and Code Optimization, 2018; DOI: 10.1145/3233300.*
- *'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks', - HiPEAC ACACES 2017 Poster Abstracts, 2017, pp. 53-56, ISBN: 978-88-905806-5-9.*
- *'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks' - IEEE Computer Architecture Letters, 2017; DOI: 10.1109/LCA.2017.2656880.*

## Conferences

- HiPEAC 2019 Paper Session 12: *Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.*
- HiPEAC 2019 Poster Session: *Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.*
- ACACES 2017 Poster Session: *Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks.*

## Qualifications

PhD. Computer Science.	Trinity College Dublin, Ireland.	2016-2021
M.Sc. System Design (Microelectronics).	University of Central England, UK.	1994-1995
B.Eng. (Hons.). Engineering (Electrical & Electronic).	Coventry University, UK.	1992-1994
H.N.D. Electrical & Electronic Engineering.	Coventry University, UK.	1990-1992

## Career History

- |   |   |                       |
|---|---|-----------------------|
| <b>Lecturer/Principal Investigator/<br/>Postgrad Advisor</b>  | <b>South East Technological University,<br/>Ireland</b> | <b>2016 - Present</b> |
| · Lecturer in Electronics. Principal investigator and postgrad advisor of machine learning embedded projects. |   |                       |
| <b>Xilinx Open Hardware Judge</b>   | <b>Xilinx Ireland, Ireland</b>                          | <b>2017 - Present</b> |
| · Judge for the Annual Xilinx University Program FPGA and SoC University Design Contest.                      |   |                       |
| <b>PhD. Research Candidate</b>  | <b>Trinity College Dublin, Ireland</b>                  | <b>2018 - 2021</b>    |
| · Researching microarchitectural optimisations of machine learning in FPGA / ASIC / embedded.                 |   |                       |
| <b>PhD. Research Student</b>  | <b>Trinity College Dublin, Ireland</b>                  | <b>2016 - 2018</b>    |
| · Researching microarchitectural optimisations of machine learning in FPGA / ASIC / embedded.                 |   |                       |
| <b>Staff Software Engineer</b>  |   | <b>2013 - 2016</b>    |
| <b>Senior SW &amp; IP Quality Assurance Engineer</b>  | <b>Xilinx Ireland, Ireland</b>                          | <b>2004 - 2013</b>    |
| · Project managed and technically led testing of both tool flow software & FPGA System IP.                    |   |                       |
| · Trained colleagues in India in EDK IP testing. Trainer for low-cost FPGA design.                            |   |                       |
| · Interviewed and selected new hires in Ireland and India branches. Intern coaching and supervision.          |   |                       |
| <b>External Examiner</b>  | <b>Institute of Technology Carlow, Ireland</b>          | <b>2014 - 2016</b>    |
| · External Examiner for B.Eng. (Hons) and M.Sc. courses in Aero, Mechanical, and Engineering.                 |   |                       |

# JAMES GARLAND B.Eng. (Hons.), M.Sc.

<b>Lecturer/Research Supervisor</b>	<b>Trinity College Dublin, Ireland</b>	<b>2003 - 2011</b>
· Lecturer and project supervisor for the M. Sc. Computer Science (Ubiquitous Computing) Course.		
<b>HETAC Review Panel Expert</b>	<b>Institute of Technology Tallaght, Ireland</b>	<b>2006</b>
· HETAC review panel member review for two new degree courses to be run at IT Tallaght.		
<b>Director/Secretary</b>	<b>Lokico Ltd., Ireland</b>	<b>2004 - 2006</b>
· Director, shareholder, and company secretary for a small architectural start-up company.		
<b>Lecturer/Research Assistant</b>	<b>Trinity College Dublin, Ireland</b>	<b>2003 - 2004</b>
· Lecturer and project supervisor for the M. Sc. Computer Science (Ubiquitous Computing) Course.		
· Research assistant designing ARM, FPGA/ASIC system for a Delay Tolerant Sensor Network.		
· Proposed an EI Technology Development system for obstruction detection and collision avoidance.		
<b>Senior IC Design Engineer</b>	<b>ParthusCeva Inc, Ireland</b>	<b>1999 - 2002</b>
· Project managed, technically led, co-designed Bluetooth Verilog Digital IP for FPGA and ASIC with SCAN insertion, STA, and SCAN chain pattern generation. Trained and supported 11 critical strategic customers in using the IP. Interviewed, selected, and mentored new hires. Fire Officer.		
<b>Digital ASIC Designer</b>	<b>ARM Ltd. UK</b>	<b>1997 - 1999</b>
· Project manager, team leader, digital ASIC designer, digital IP and SoC for the embedded market.		
<b>Digital ASIC Designer</b>	<b>LucasVarity, UK</b>	<b>1995 - 1997</b>
· Digital ASIC design engineer for the Military, Aerospace, and automotive sectors.		

## Awards

Xilinx Applications, Development & Verification Solutions World Class Achievement Award. 2009

## Relevant Technical Skill Set

Design Packages.	<i>Simulation:</i> Synopsys VCS, Mentor ModelSim, Cadence IUS, Xilinx Vivado; <i>ASIC Synthesis:</i> Synopsys DCXP, Cadence Genus; <i>STA:</i> Synopsys Primetime, Xilinx Vivado, and Trace; <i>ATPG:</i> Synopsys Tetramax; <i>FPGA Synthesis &amp; Implementation:</i> Xilinx Vivado, Vivado_HLS; <i>PCB Schematic:</i> Mentor PowerLogic; <i>Embedded System Design:</i> Xilinx IDS (EDK / SDK); Raspberry Pi.
High-Level Languages.	VHDL, Verilog, SystemVerilog, SystemC, C/C++, TCL, Perl, Python.
Low-Level Languages.	Intel, ARM, TMS320c25 $\mu$ P, 8051 $\mu$ C, Z80 $\mu$ P assemblers.

## Training Courses

PAISS	PRAIRIE/MIAI AI Summer School.	2021
HiPEAC	HiPEAC Summer School ACACES.	2020
Trinity College Dublin	PG Skills Development Summer School.	2019
IMEC Academy	Hardware-Efficient Machine Learning Summer School.	2019
HiPEAC	HiPEAC Summer School ACACES 2017.	2017
Coursera.org	Machine Learning Specialisation (5 courses).	2017
Trinity College Dublin	Research Methods.	2016
Xilinx Ireland, Ireland	TCL; Python; Perl; Advanced Testing Techniques; Project Management Mastery; Embedded Linux Training for the PowerPC; Facilitative Leadership; Designing With Virtex4 Family; Cadence Incisive Simulation Training; Difficult Conversations; Advanced FPGA Design Techniques.	2004 - 2012
BSM, Ireland.	PACE Core Team Leadership Workshop.	2002
Synopsys, Ireland.	Synopsys DCXP, PrimeTime STA & Tetramax Training.	2002
Bennett, Ireland.	Bennett's Design for Test.	2001
Esperan, Ireland.	Esperan Verilog Course.	2000
Mentor, U. K.	Mentor People Skills Training.	1997 - 1998
ARM, U. K.	ARM Training.	1997

## Voluntary Work

Xilinx Ireland.	Judge for the annual Xilinx Open Hardware Competition.
St Columba's National School	IT support.