## JAMES GARLAND B.Eng. (Hons.), M.Sc. PhD.

Moonstone House, Raheen, Tullow, County Carlow. R93 D952. Ireland. Home: +353 (0) 59 916 1746 Mobile: +353 (0) 86 173 7766 Email: james@jpgarland.com

### Profile

PhD and researcher in Machine Learning in embedded systems. Eleven years of lecturer and supervisor in undergrad and postgrad Electronics. Three years of External Examiner experience. Twenty-one years of industrial experience in design engineering with digital SoC/IP ASIC, FPGA and PCB design, test, training, project management, team lead and customer support experience in various industries.

#### **Publications**

- Garland, James Philip, Arbitrary Precision and Low Complexity Micro-Architectural Arithmetic Optimisations of Machine Learning Algorithms for Compute Bound and High-Performance Systems, Trinity College Dublin. School of Computer Science & Statistics, 2021.
- · *'Low-precision Logarithmic Number Systems: Beyond Base-2'* ACM Transactions on Architecture and Code Optimization, 2021. DOI: 10.1145/3461699.
- Many-Core Computing: Hardware and software; 'Chapter 6 Hardware and Software Performance in Deep Learning' The Institution of Engineering and Technology, 2019; ISBN: 978-1-78561-582-5.
- <sup>4</sup> *Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing*<sup>2</sup> ACM Transactions on Architecture and Code Optimization, 2018; DOI: 10.1145/3233300.
- <sup>4</sup> 'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks', HiPEAC ACACES 2017 Poster Abstracts, 2017, pp. 53-56, ISBN: 978-88-905806-5-9.
- · *'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks'* IEEE Computer Architecture Letters, 2017; DOI: 10.1109/LCA.2017.2656880.

#### Conferences

- HiPEAC 2019 Paper Session 12: Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.
- HiPEAC 2019 Poster Session: Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.
- ACACES 2017 Poster Session: Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks.

#### Qualifications

Trinity College Dublin, Ireland.	2016-2021
University of Central England, UK.	1994-1995
Coventry University, UK.	1992-1994
Coventry University, UK.	1990-1992
	University of Central England, UK. Coventry University, UK.

#### **Career History**

Lecturer/Principal Investigator/	South East Technological University,	2016	-	Present
Postgrad Advisor	Ireland			
Lecturer in Electronics. Principal inve	stigator and postgrad advisor of machine learning	g embedde	ed p	rojects.
Xilinx Open Hardware Judge	Xilinx Ireland, Ireland	2017	-	Present
Judge for the Annual Xilinx University	Program FPGA and SoC University Design Con	test.		
PhD. Research Candidate	Trinity College Dublin, Ireland	2018	-	2021
Researching microarchitectural optimi	isations of machine learning in FPGA / ASIC / en	nbedded.		
PhD. Research Student	Trinity College Dublin, Ireland	2016	-	2018
Researching microarchitectural optimi	isations of machine learning in FPGA / ASIC / en	nbedded.		
Staff Software Engineer		2013	-	2016
Senior SW & IP Quality	Xilinx Ireland, Ireland	2004	-	2013
Assurance Engineer				
Project managed and technically led te	esting of both tool flow software & FPGA System	n IP.		

- Trained colleagues in India in EDK IP testing. Trainer for low-cost FPGA design.
- Interviewed and selected new hires in Ireland and India branches. Intern coaching and supervision.
- External Examiner Institute of Technology Carlow, Ireland 2014 2016
- External Examiner for B.Eng. (Hons) and M.Sc. courses in Aero, Mechanical, and Engineering.

# JAMES GARLAND B.Eng. (Hons.), M.Sc.

Lecturer/Research Supervis	or Trinity College Dublin, Ireland 20 sor for the M. Sc. Computer Science (Ubiquitous Computing) C	003 - 2011
HETAC Review Panel Expe	rt Institute of Technology Tallaght, Ireland	<b>2006</b>
	er review for two new degree courses to be run at IT Tallaght.	2006
Director/Secretary	,	004 - 2006
Lecturer/Research Assistan	ompany secretary for a small architectural start-up company. Trinity College Dublin, Ireland 20	003 - 2004
	sor for the M. Sc. Computer Science (Ubiquitous Computing) C	
	ARM, FPGA/ASIC system for a Delay Tolerant Sensor Netwo	
	Development system for obstruction detection and collision avo	
Senior IC Design Engineer	· ·	999 - 2002
insertion, STA, and SCAN	y led, co-designed Bluetooth Verilog Digital IP for FPGA and chain pattern generation. Trained and supported 11 critical strat lected, and mentored new hires. Fire Officer.	
Digital ASIC Designer		997 - 1999
	r, digital ASIC designer, digital IP and SoC for the embedded n	
Digital ASIC Designer		995 - 1997
0 0	er for the Military, Aerospace, and automotive sectors.	
	nt & Verification Solutions World Class Achievement Award.	2009
Relevant Technical Skill Set		
Design Packages.	Simulation: Synopsys VCS, Mentor ModelSim, Cadence IUS	, Xilinx Vivado;
	ASIC Synthesis: Synopsys DCXP, Cadence Genus;	
	<i>STA</i> : Synopsys Primetime, Xilinx Vivado, and Trace; <i>ATPG</i> : Synopsys Tetramax;	
	FPGA Synthesis & Implementation: Xilinx Vivado, Vivado H	ILS:
	<i>PCB Schematic</i> : Mentor PowerLogic;	11.5,
	Embedded System Design: Xilinx IDS (EDK / SDK); Raspber	rry Pi.
High-Level Languages.	VHDL, Verilog, SystemVerilog, SystemC, C/C++, TCL, Perl	, Python.
Low-Level Languages.	Intel, ARM, TMS320c25µP, 8051µC, Z80µP assemblers.	
Training Courses		
PAISS	PRAIRIE/MIAI AI Summer School.	2021
HiPEAC	HiPEAC Summer School ACACES.	2020
Trinity College Dublin	PG Skills Development Summer School.	2019
IMEC Academy	Hardware-Efficient Machine Learning Summer School.	2019
HiPEAC	HiPEAC Summer School ACACES 2017.	2017
Coursera.org	Machine Learning Specialisation (5 courses).	2017
Trinity College Dublin	Research Methods.	2016
Xilinx Ireland, Ireland	TCL; Python; Perl; Advanced Testing Techniques; Project	2004 - 2012
	Management Mastery; Embedded Linux Training for the	
	PowerPC; Facilitative Leadership; Designing With Virtex4 Family; Cadence Incisive Simulation Training; Difficult	
	Conversations; Advanced FPGA Design Techniques.	
BSM, Ireland.	PACE Core Team Leadership Workshop.	2002
Synopsys, Ireland.	Synopsys DCXP, PrimeTime STA & Tetramax Training.	2002
Bennett, Ireland.	Bennett's Design for Test.	2002
Esperan, Ireland.	Esperan Verilog Course.	2000
Mentor, U. K.	Mentor People Skills Training.	1997 – 1998
ARM, U. K.	ARM Training.	1997
Voluntary Work		
Xilinx Ireland.	Judge for the annual Xilinx Open Hardware Competition.	
St Columba's National School	IT support.	

2 of 2